Applying Stochastic Modeling to Bus Arbitration for Network-On-Chip Systems
نویسندگان
چکیده
In this article we implement a stochastic modeling technique for simulating the communication between processors and arbitration among buses. The stochastic models implemented with queues have been used to estimate through simulation of different arbitration policies the power consumption and delays, as well as estimate average or worst case scenarios that could occur with different architectures and arbitration policies . This idea could then be extended to writing probabalistic test benches to analyze the performance of different architectures as well as device and test arbitration policies which would attempt to optimize the power consumption and buffer lengths with constraints on the average delay.
منابع مشابه
Applying stochastic modeling to bus arbitration for systems-on-chip
In this article we implement a stochastic modeling technique for simulating the communication between processors and arbitration among buses for an embedded SoC. The stochastic models implemented with queues have been used to estimate, through simulation of different arbitration policies, the power consumption and delays, as well as estimate average or worst case scenarios that could occur with...
متن کاملPower Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor cores, I/O peripherals, a direct memory access (DMA) controller, and off-chip memory. External memory access activities are a major source of energy consumption in embedded systems, and especially in multimedia platforms. In this ...
متن کاملAn Adaptive Dynamic and Real-time Guaranteed Arbitration Algorithm for SoC Bus Communication ⋆
In shared System-on-chip(SoC) bus systems, arbiters are mandatory to deal with bus contentions while providing a hard real-time guarantee. In this paper, we propose a shared bus arbitration algorithm, called adaptive dynamic and real-time guaranteed arbitration algorithm. It allows high bus utilization and proper bandwidth allocation while guaranteeing hard real-time requirements. Comparisons a...
متن کاملAsynchronous arbiter for micro-threaded chip multiprocessors
Abstract This paper presents a scalable and partitionable asynchronous bus arbiter for use with chip multiprocessors (CMP) and its corresponding pre-layout simulation results using VHDL. The arbiter exploits the advantage of a concurrency control instruction (Brk) provided by the micro-threaded microprocessor model to set the priority processor and move the circulated arbitration token at the m...
متن کاملA Bus Arbitration Scheme with an Efficient Utilization and Distribution
Computer designers utilize the recent huge advances in Very Large Scale Integration (VLSI) to place several processors on the same chip die to get Chip Multiprocessor (CMP). The shared bus is the most common media used to connect these processors with each other and with the shared resources. Distributing the shared bus among the contention processors represents a critical issue that affects ov...
متن کامل